

Full bridge current driven vertical deflection booster

TDA4865

FEATURES

- Fully integrated, few external components
- No additional components in combination with the deflection controller TDA4850/51
- Pre-amplifier with differential high CMRR current mode inputs
- High electro-magnetic immunity
- Low offsets
- High linear sawtooth signal amplification
- High efficient DC-coupled vertical output bridge circuit
- Powerless vertical shift
- High deflection frequency up to 140 Hz
- Power supply and flyback supply voltage independent adjustable to optimize power consumption and flyback time
- Excellent transition behaviour during flyback
- Guard circuit for screen protection

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
DC supply					
V_P	supply voltage range (pin 3)	8	–	25	V
V_{FB}	flyback supply voltage (pin 7; note 2)	–	–	60	V
I_{FB}	quiescent current (pin 7)	–	12	18	mA
Vertical circuit					
I_{defl}	deflection current (peak-to-peak value; pins 4 and 6)	0.6	–	2	A
I_d	differential input current (peak-to-peak value; note 3)	–	±500	±600	µA
Flyback generator					
I_{FB}	maximum current during flyback (peak-to-peak value; pin 7)	–	–	±1	A
Guard circuit					
V_g	guard voltage (guard on)	–	–	12.5	V
I_g	guard current (guard on)	5	–	–	mA

Notes to the quick reference data

1. Voltages refer to pin 5 (GND).
2. Up to 60 V $\geq V_{FB} \geq 40$ V a decoupling capacitor $C_{FB} = 22 \mu F$ (between pin 7 and pin 5) and a resistor $R_{FB} = 100 \Omega$ (between pin 7 and V_{FB}) are required (see Fig.4).
3. Differential input current $I_d = I_1 - I_2$.

GENERAL DESCRIPTION

The TDA4865 is a power amplifier for use in 90 degree colour vertical deflection systems for frame frequencies of 50 Hz to 140 Hz. The circuit provides a high CMRR current driven differential input with high electro-magnetic immunity. Due to the bridge configuration of the two output stages DC-coupling of the deflection coil is achieved. In conjunction with TDA4850/51 the ICs offer an extremely advanced system solution.

ORDERING INFORMATION

EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
TDA4865	9	SIL	plastic	SOT110

Full bridge current driven vertical deflection booster

TDA4865




Fig.1 Block diagram.

Full bridge current driven vertical deflection booster

TDA4865

PINNING

SYMBOL	PIN	DESCRIPTION
INA	1	input A
INB	2	input B
V _P	3	supply voltage
OUTB	4	output B
GND	5	ground
OUTA	6	output A
V _{FB}	7	flyback supply voltage
GUARD	8	guard output
FEEDB	9	feedback input

The cooling fin is connected to pin 5 (GND)




Fig.2 Pin configuration.

FUNCTIONAL DESCRIPTION

The TDA4865 consists of a differential input stage, two output stages, a flyback generator, a protection circuit for the output stages and a guard circuit.

Differential input stage

The differential input stage has a high CMRR differential current mode input (pins 1 and 2) that results in a high electro-magnetic immunity and is especially suitable for driver units with differential (e.g. TDA4850/51) and single ended current signals. Driver units with voltage outputs are simply applicable as well (e.g. two additional resistors are required). The differential input stage delivers the driver signals for the output stages.

Output stages

The two output stages are current driven in opposite phase and work in combination with the deflection coil in a full bridge configuration. Therefore the TDA4865 needs no external coupling capacitor (e.g. 2200 μ F) and works with one supply voltage V_P and a separate adjustable flyback supply voltage V_{FB}. The deflection current through the coil (I_{defl}) is measured with the resistor R_m which produces a voltage drop (U_{rm}) of:

$$U_{rm} = (\text{approx.}) = R_m \times I_{defl}$$

At the feedback input (pin 9) a part of I_{defl} is fed back to the input stage. The feedback input has a current input characteristic which holds the differential voltage between pin 9 and the output pin 4 on zero. Therefore the feedback current (I_g) through R_{ref} is:

$$I_g = (\text{approx.}) = \frac{R_m}{R_{ref}} \times I_{defl}$$

The input stage directly compares the driver currents into pin 1 and 2 with the feedback current I_g. Any difference of this comparison leads to a more or less driver current for the output stages. The relation between the deflection current and the differential input current (I_d) is:

$$I_d = I_g = (\text{approx.}) = \frac{R_m}{R_{ref}} \times I_{defl}$$

Due to the feedback loop gain (V_{U loop}) and internal bondwire resistance (R_{bo}) correction factors are needed to determine the accurate value of I_{defl}:

$$I_{defl} = I_d \times \frac{R_{ref}}{R_m + R_{bo}} \times \left(1 - \frac{1}{V_{U loop}}\right)$$

$$\text{with } R_{bo} = (\text{approx.}) = 70 \text{ m}\Omega$$

$$\text{and } \left(1 - \frac{1}{V_{U loop}}\right) = 0.98$$

$$\text{for } I_{defl} = 1 \text{ A}$$

The deflection current can be adjusted from ± 1 A to ± 0.3 A by varying R_{ref} when R_m is fixed to 1 Ω . Because of its current mode the

feedback input (pin 9) has high immunity against electro-magnetic interferences too. High bandwidth and excellent transition behaviour is achieved due to the transimpedance principle this circuit works with.

Flyback generator

During flyback the flyback generator supplies the output stage A with the flyback voltage. This makes it possible to optimize power consumption (supply voltage V_P) and flyback time (flyback voltage V_{FB}). Due to the absence of a decoupling capacitor the flyback voltage is fully available.

Protection

The output stages are fully protected against:

- Thermal overshoot
- Short circuit of the coil (pins 4 and 6)

Full bridge current driven vertical deflection booster

TDA4865

Guard circuit

The internal guard circuit gives information of any irregular values of the deflection current. The guard signal is active high:

- at thermal overshoot
- when feedback loop is out of range
- during flyback

The guard signal can be used to blank the CRT. The internal guard circuit will not be activated, if the input signals on pin 1 and 2

delivered from the driver circuit are out of range.

For this reason an external guard circuit can be applied to detect failures of the input signal too (see Fig.6; application proposal).

This circuit will be activated when flyback pulses are missing, which is the indication of any abnormal operation.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); voltages referring to pin 5 (GND) unless otherwise specified

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _P	supply voltage (pin 3)	0	30	V
V _{FB}	flyback supply voltage (pin 7)	0	62	V
I _{FB}	flyback supply current	0	±1.8	A
V _{1,2}	input voltage	0	V _P	V
I _{1,2}	input current	0	±5	mA
V _{4,6}	output voltage	0	V _P	V
I _{4,6}	output current (note 1)	0	±1.8	A
V ₉	feedback voltage	0	V _P	V
I ₉	feedback current	0	±5	mA
V ₈	guard voltage (note 2)	0	V _P + 0.4	V
I ₈	guard current	0	±5	mA
T _{stg}	storage temperature range	-20	+150	°C
T _{amb}	operating ambient temperature range	-20	+75	°C
T _J	junction temperature (note 3)	-20	+150	°C
V _{ESD}	electrostatic handling (note 4)	-	±300	V

Notes to the limiting values

1. Maximum output currents I₄ and I₆ are limited by current protection.
2. For V_P > 13 V the guard voltage V₈ is limited to 13 V.
3. Internally limited by thermal protection; switching point > 150 °C.
4. Equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor.

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R _{th j-c}	from junction to case	8 K/W

Full bridge current driven vertical deflection booster

TDA4865

CHARACTERISTICS

 $T_{amb} = +25\text{ }^{\circ}\text{C}$; $V_P = 15\text{ V}$; $V_{FB} = 40\text{ V}$; voltages refer to pin 5 (GND) unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_P	supply voltage range (pin 3)		8	–	25	V
V_{FB}	flyback supply voltage (pin 7)	see note 1	V_P	–	60	V
I_{FB}	quiescent current (pin 7)	no load; no signal	–	12	18	mA
Input stage						
I_{id}	differential input current ($I_{id} = I_1 - I_2$) (peak-to-peak value)		–	± 500	± 600	μA
$I_{1,2}$	single ended input current (peak-to-peak value)	see note 2	0	± 300	± 600	μA
D_1	common mode rejection ratio	see note 3	–	–54	–	dB
V_1	input clamp voltage	$I_1 = 300\text{ }\mu\text{A}$	2.7	3.0	3.3	V
V_2	input clamp voltage	$I_2 = 300\text{ }\mu\text{A}$	2.7	3.0	3.3	V
TC_1	TC input clamp voltage on pin 1		0	–	± 800	$\mu\text{V/K}$
TC_2	TC input clamp voltage on pin 2		0	–	± 800	$\mu\text{V/K}$
V_{1-2}	differential input voltage	$I_{id} = 0$	0	–	± 10	mV
I_9	feedback current		–	± 500	± 600	μA
V_9	feedback voltage		1	–	$V_P - 1.5$	V
I_{idoff}	differential input offset current ($I_{idoff} = I_1 - I_2$)	$I_{dell} = 0$; $R_{ref} = 1.5\text{ k}\Omega$; $R_m = 1\text{ }\Omega$	0	–	± 30	μA
TC_{off}	TC differential input offset shift		0	–	± 50	nA/K
C_{INA}	input capacity pin 1 referring to GND		–	–	5	pF
C_{INB}	input capacity pin 2 referring to GND		–	–	5	pF
Output stages A and B						
I_4	output current		–	–	± 1	A
I_6	output current		–	–	± 1	A
V_{6-5}	output A saturation voltage to GND	$I_6 = 0.7\text{ A}$	–	1.5	1.8	V
V_{6-3}	output A saturation voltage to V_P	$I_6 = 0.7\text{ A}$; see note 4	–	3	3.4	V
V_{4-5}	output B saturation voltage to GND	$I_4 = 0.7\text{ A}$	–	1.5	1.8	V
V_{4-3}	output B saturation voltage to V_P	$I_4 = 0.7\text{ A}$; see note 4	–	1.9	2.3	V
I_{lin}	linearity error	$I_{dell} = \pm 0.7\text{ A}$; see note 5	–	–	2	%
V_4	DC output voltage	$I_{id} = 0\text{ A}$; closed loop	6.6	7.2	7.8	V
V_6	DC output voltage	$I_{id} = 0\text{ A}$; closed loop	6.6	7.2	7.8	V
G_{oi}	open loop current gain ($I_{4,6}/I_{id}$)	$I_{4,6} < 100\text{ mA}$; see note 6	–	100	–	dB
G_{of}	open loop current gain ($I_{4,6}/I_9$)	$I_{4,6} < 100\text{ mA}$; see note 6	–	100	–	dB
G_{it}	current ratio (I_{id}/I_9)	closed loop	–	–0.2	–	dB
$I_{dellrip}$	output ripple current versus supply ripple	$V_{Prip} = \pm 0.5\text{ V}$; $I_{id} = 0$; closed loop	–	± 1	–	mA

Full bridge current driven vertical deflection booster

TDA4865

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Flyback generator						
V ₇₋₆	voltage drop during flyback reverse	I _{defl} = 0.7 A; during flyback	-	-2	-3.0	V
	forward		-	4	5.2	V
V ₇	switching on threshold voltage		V _P - 1	-	V _P - 0.2	V
V ₇	switching off threshold voltage		V _P - 2.6	-	V _P - 0.9	V
I ₇	flyback current during flyback		-	-	±1	A
Guard circuit						
V ₈	output voltage	guard on	7.7	-	12.5	V
V ₈	output voltage	guard on; V _P = 8 V	6.9	-	V _P - 0.4	V
I ₈	output current	guard on	5	-	-	mA
V ₈	output voltage	guard off; I _g = 0.3 mA	-	-	0.4	V
I ₈	output current	guard off; V _g = 5 V	0.5	1	1.5	mA
V _{8 (ext.)}	allowable external voltage on pin 8	see note 7	0	-	V _P + 0.3	V

Notes to the characteristics

- Up to 60 V \geq V_{FB} \geq 40 V a decoupling capacitor C_{FB} = 22 μ F (between pin 7 and pin 5) and a resistor R_{FB} = 100 Ω (between pin 7 and V_{FB}) are required (see Fig.4).
- Saturation voltages of output stages A and B can be increased in case of negative input currents -I_{1,2} > 500 μ A.
- $D_i = \frac{I_{deflc}}{I_{dc}} \times \frac{I_{id}}{I_{defl}}$ with I_{deflc} = common mode deflection current and I_{dc} = common mode input current.
- For V_{FB} < (V_P + 7 V) increasing of saturation voltages V₆₋₃ and V₄₋₃ is possible (reduced limiting level of the input stage).
- Deviation of the output signal with respect to the input signal.
- Frequency behaviour of G_{oi} and G_{of}:
-3 dB open loop bandwidth (-45 °) at 15 kHz; second pole (-135 °) at 1.3 MHz;
open loop gain at second pole (-135 °) 55 dB.
- For V_P < 12.6 V is V_{8 (ext.)} = V_P + 0.3 V.

Full bridge current driven vertical deflection booster

TDA4865





Fig.3 Test diagram.

Full bridge current driven vertical deflection booster

TDA4865



Example

Values given from application

- $I_{deflmax} = 0.71$ A
- $L_{deflcoil} = 5.25$ mH
- $R_{deflcoil} = 4.17 \Omega + 7\% + \Delta R(t)$
- $= 6.12 \Omega$
- $R_m = 1 \Omega + 1\%$
- $R_p = 390 \Omega$
- $R_{ref} = 1.6$ k Ω
- $V_{FB} = 40$ V
- $T_{amb} = +50$ $^{\circ}C$
- $T_{jmax} = +110$ $^{\circ}C$
- $T_{deflcoil} = +75$ $^{\circ}C$

Calculated values

- $V_P = 10$ V
- $t_{fb} = 250$ μs
- $P_{tot} = 4.5$ W
- $P_{defl} = 1.2$ W
- $P_{IC} = 3.3$ W
- $R_{thot} = 60$ K / 3.3 W = 18 K/W
- $R_{thj-c} = 8$ K/W

Therefore a heatsink with $R_{th-c-a} < 10$ K/W is needed.

Calculation formula for supply voltage and power consumption

$$V_{b1} = V_{6-3} + R_{deflcoil} \times I_{deflmax} - U'_L + R_m \times I_{deflmax} + V_{4-5}$$

$$V_{b2} = V_{6-5} + R_{deflcoil} \times I_{deflmax} + U'_L + R_m \times I_{deflmax} + V_{4-3}$$

for $V_{b1} > V_{b2}$ $V_P = V_{b1}$

for $V_{b2} > V_{b1}$ $V_P = V_{b2}$

with $U'_L = L_{deflcoil} \times 2 \times I_{deflmax} \times f_v$

f_v = vertical deflection frequency

$$P_{tot} = V_P \times \frac{I_{deflmax}}{\sqrt{3}} + V_P \times 0.003 \text{ A} + 0.05 \text{ W} + V_{FB} \times I_{FB}$$

$$P_{defl} = \frac{1}{3} (R_{deflcoil} + R_m) I_{deflmax}^2$$

$$P_{IC} = P_{tot} - P_{defl}$$

with P_{IC} = power dissipation of the IC

P_{defl} = power dissipation of the deflection coil

P_{tot} = total power dissipation


Calculation formula for flyback time (t_{fb})

$$t_{fb} = \frac{L_{deflcoil}}{R_{deflcoil} + R_m} \ln \left(\frac{1 + \frac{(R_{deflcoil} + R_m) \times I_{deflmax}}{V_{FB} + V_{fbdr}}}{1 - \frac{(R_{deflcoil} + R_m) \times I_{deflmax}}{V_{FB} - V_{fbdr}}} \right) + t_{fboff}$$

with t_{fboff} = flyback switch off time = 50 μs for this application (t_{fboff} depends on V_{FB} , $I_{deflmax}$, $L_{deflcoil}$ and C_{SP}).

Full bridge current driven vertical deflection booster

TDA4865



Full bridge current driven vertical deflection booster

TDA4865




Fig.6 Application circuit for external guard signal generation.




Fig.7 Internal circuits.